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Abstract—This paper describes the design of a highly efficient and
linear GaN HEMT power amplifier which may be used in WiMAX
application. To improve linearity of highly efficient power amplifiers,
a technique using diodes in the gate DC path was applied to TL
and 2HT amplifier. This solution using diodes offers a good manner
to improve linearity near saturation zone compared to the approach
using only a DC gate resistor for TL (tuned load) case as well
as for 2HT (second harmonic tuning approach). A 2.5 GHz 2HT
power amplifier circuit was built, and measured data confirm the
linearity improvement, particularly near saturation zone, as predicted
by simulation, maintaining higher power performances. An output
power of 36.8 dBm has been measured with an associated power added
efficiency of 46.5% and carrier to third order intermodulation (C/I3)
of 53.4 dBc. A 2HT PA also exhibits good performances across the full
(2.3–2.7)GHz band. An output power ranging from (35–36.9) dBm
with an associated gain of 12.9 ± 0.9 and a power added efficiency
ranging from (40–46)% are measured across the full (2.3–2.7) GHz
band.
1. INTRODUCTION
The deployment of modern digital telecommunication systems, with
continuously increasing capacity, has demanded a steady improvement
of the RF front-end’s performance. The PA designer is therefore
in front of a difficult trade-off among the contrasting goals of
Received 16 May 2011, Accepted 24 June 2011, Scheduled 21 July 2011
* Corresponding author: Latifa El Maazouzi (Latifa maaz@yahoo.com).
Reproduced courtesy of The Electromagnetics Academy
60 El Maazouzi, Mediavilla, and Colantonio
high transmitted power, low power consumption and, for many
telecommunication systems, highly linear operation. Given the
widespread diffusion of many telecom applications, all of the above
specifications have to be fulfilled keeping unit cost to a minimum. Such
goals and the resulting compromise may vary depending on the type
of radio link to be established and overall system requirements. For
mobile handset, the power amplifier (PA) is the circuit where power
gain (GT ), output power (Pout), power added efficiency (PAE), and
intermodulation distortion (IMD) requirements are still difficult to be
simultaneously fulfilled.
Power amplifier designed by following second harmonic tuning
(2HT) approach (i.e., 2nd harmonic is optimised, while the 3rd and
higher harmonics are short-circuit) using GaN HEMT technology
has shown high power performance in term of efficiency, gain and
output power [1–4], stressing also the relevance of input harmonic
terminations. Regarding the linearity performances of harmonic-
controlled PAs, high-efficiency tuning does not necessarily imply
detrimental linearity effects [5]. On the contrary, an analytical
and experimental work reported in [6–8], has demonstrated an
improvement of linearity of PAs designed using HT approaches over
Tuned Load (TL, i.e., short circuiting harmonic terminations) class
AB amplifier. Moreover, harmonic injection techniques have been
proposed to optimise linearity performances [14]. In any case, however,
linearization techniques, such as feedback, feed forward [22], or
predistortion [9–15], could be used to further improve the linearity.
Feedback is good for audio power amplifiers, but for RF power
amplifiers the stability and efficiency can be compromised. System-
level feed forward or predistortion can be useful for RF frequencies,
but the overall efficiency will be decreased because extra components
have to be added.
For successful design of linear power amplifiers, suitable techniques
must be developed to maintain high levels of both efficiency and
linearity. For example, to achieve high efficiency, devices must be
biased in the class AB to class B range, which reduces linearity
compared to class A operation. There are some particular PA features
that provide a way to escape from this apparent dead end. One
of such PA characteristics resides in the so-called large-signal IMD
sweet-spots, i.e., a deep in the IMD vs. Pin plot [16, 17]. IMD sweet-
spots can be understood as the result of interactions between the PA
mild and strong nonlinearities [18]. The former are determined by
the PA quiescent operating point, and govern the circuit’s small-signal
nonlinear distortion. The latter are determined by the device current
turn-on and current saturation (found when signal excursion reaches
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the triode region of FETs or the saturation region of bipolar devices),
and govern large-signal distortion effects.
Given this large-signal sweet-spot origin, it becomes clear that the
parameters controlling the on-set of saturation (namely the biasing
voltages and the load terminations) can be effectively used to produce
a sweet-spot at the desired operating power level [17]. Lowering the
gate-to-source DC voltage in a FET amplifier would move the point of
optimum linearity to higher input power levels.
In this contribution, an approach based on the gate bias
adjustment, in accordance with the input signal to optimize linearity
and maintain high efficiency, by using diodes in gate DC path is
presented. In order to demonstrate the proposed approach for a 2nd
HT power amplifier design, an hybrid amplifier for 2.5 GHz application
was realized and its experimental results are discussed. The active
device used for the PA design is a Nitronex NPTB00004 GaN HEMT,
whose quiescent bias point was settled at VDD = 28V and VGG =
−1.5V. For the gate bias shaping a Schottky diode was adopted.
The architecture was simulated by using AWR CAD tool and the
designed amplifiers in this work are built on Rogers RT/DUROID 6010
board with a dielectric constant of 10.2.
The paper is organised as following: in Section 2, the proposed
approach is described, while in Section 3 its application to a tuned load
(TL) power amplifier (drain voltage second and third harmonic short-
circuited) is discussed, with the aim to enhance the linearity near the
saturation zone, where power performances are optimal. In Section 4,
the effectiveness of this technique was evaluated for a highly efficient
power amplifier, designed by means of 2HT approach [1–4]. In order
to demonstrate the proposed approach for a 2nd HT power amplifier
design, an hybrid amplifier for 2.5GHz application was realized and
its experimental results are discussed in Section 5.
2. A DYNAMIC GATE BIAS TECHNIQUE
Intermodulation behaviour of power amplifier in small input signal can
be expected with only fifth-degree Taylor series:
Ids(t) = G0 + G1 · Vin + G2 · V 2in + G3 · V 3in + G4 · V 4in + G5 · V 5in (1)
If two-tone signal is applied, the gate voltage is set as:
vin = VGS + A cos(ω1) + A cos(ω2) (2)
where VGS is the DC gate voltage and A is the magnitude of the applied
input voltage.
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Gn is the nth order derivative of the current Ids given by:
Gn =
1
n!
∂nIds(t)
∂vin
∣∣∣∣
vin=VGS
(3)
The IMD at 2ω2−ω1, including components up to fifth order, will
be [21]:
SSIout(2ω2 − ω1) = 3A
3
8
·G3 + 50A
5
32
G5 (4)
SSIout(2ω2 − ω1) = 38
(
G3+4G4VGS+10G5V 2GS
)
A3+
25
16
(G5)A5 (5)
In a large input signal, a higher Taylor series degree must be used.
Carvalho and Pedro have mathematically formulated the overall IMD
behaviour by integrating the small and large signal contributions in
closed form analytical expression [21].
Iout(2ω2 − ω1) = 2j
AT1T2
T1/2∫
−T1/2
T2/2∫
−T2/2
fNL[vin] · ejω1t1 · e−jω2t2dt1dt2
= LS(A, 2ω2 − ω1) + SSIout(2ω2 − ω1) (6)
where, Vin is given in Equation (2) and LS(A, 2ω2−ω1) is Large-signal
IMD contribution [21].
If Iout(2ω2 − ω1) have a phase of 0◦ in small signal region and
then tends to 180◦ for its large signal regime, it must have a zero,
which results from the interaction between large and small signal
contribution. Since SSIout(2ω2 − ω1) depend on device bias, its phase
can be optimised to assure the appropriate phase with respect to
large signal one to minimize the third order intermodulation distortion
by the optimization of device bias behaviour. In this regard, a
linearization technique based on the insertion of diode in gate DC path
is proposed with the aim to adjust gate bias conditions (DC current
limitation) to achieve the desired IMD3 minimization.
Thus the dependence of the IMD optimum operating point with
bias conditions, offers the possibility of properly control its appearance.
In a relevant work reported in [19], it has been suggested to use a
resistor in DC gate path as a means to dynamically adjust the gate
voltage bias VGS . The use of an adequate gate bias resistor was shown
to be useful in producing a wide linearity sweet-spot in junction FET
devices. However the use of high value of gate bias resistor could result
in an important power added efficiency reduction. This problem can
be corrected by the use of a diode in the gate DC path as a means to
dynamically adjust the gate voltage bias VGS , while maintaining high
power performance.
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Assuming a piece-wise linear approximation for the Schottky
input gate-source junction, whose built-in voltage is Vbi, and dynamic
conductance is Ggs, subject to a biased two-tone excitation VGS(t)
expressed as [19]:
VGS(t) = Vgs1 · cos(ω1t) + Vgs1 · cos(ω2t) + VGS (7)
The resulting rectified gate DC current can be approximated by [19]:
IG(DC) =
4
π2
·Ggs · (sin θ − θ · cos θ)
2
1− cos θ · Vgs1 (8)
where θ = cos−1(Vbi−VGSVgs1 ) and Vgs1 =
√
8 ·Rs · Pin.
Since this rectified DC current is directly proportional to the
input voltage Vgs1 and thus to the input power level Pin, it can be
employed for the desired dynamic control of the active device VGS .
For this purpose, Schottky diode in the gate DC path can be added, as
shown in Figure 1, where the resistor Rg is used for the active device
stabilization. For the latter, a value lower than 100 Ω is recommended
to avoid power performances deterioration.
Due to the diode insertion, the DC voltage across the device can
be written as:
VGS = VGG −Rg · IG(DC)− VD (9)
where for the semiconductor diode, the following standard equation
relating its current to its voltage can be used to extract the voltage
across the diode VD:
IG(DC) = I0 ·
[
e
qVD
nKT − 1
]
(10)
The insertion of diode in gate DC path has also a benefit
in limiting dynamically the DC gate current. The diode converts
nonlinearly the average gate current into a voltage drop in series with
the gate voltage supply (Equation (9)). Depending on the input RF
power, the resultant DC voltage applied to the gate is dynamically
adjusted in order to reduce the gate current when high input RF power
is driven into the active device, thus linearity improvement is predicted
by DC current limitation approach. A small change in current DC
results in change in the voltage dropping across the diode; this gives
the possibility to adjust the DC voltage in small and large signal, while
a resistor Rg is used to control the change in DC Voltage.
3. LINEARITY IMPROVEMENT OF TL PA
To demonstrate the effect of this technique on linearity, two tuned load
(TL) PAs are designed using bias circuits with and without diodes. It
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is to highlight that TL approach consists in short circuiting input and
output voltages harmonic terminations, as result the drain voltage is
a sinusoidal and the output current is a rectified waveform as shown
in Figure 4.
The corresponding layouts of the two designed TL amplifiers are
given in Figures 2 and 3, respectively, whose simulated performances
Figure 1. Gate bias circuit employed for limiting the gate current
using a diode.
Table 1. Performances of stabilized TL PA designed using gate bias
resistor and diodes compared to TL PA designed using only gate bias
resistor in gate DC path at 1 dB compression point.
Pin
(dBm)
Pout
(dBm)
PAE
(%)
Gain
(dB)
C/I3
(dBc)
TL PA (without
diodes: Figure 2)
25.4 36.65 34.46 11.25 19
TT PA (using
diodes: Figure 3)
25.21 36.23 34.35 11.01 40
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at 1 dB compression are resumed in Table 1. From these results, we
can observe that the addition of two series diodes in gate DC path
with purpose to improve linearity doesn’t cause any loss in power
performances, while a remarkable improvement in Carrier over Third
order intermodulation (C/I3 = Pout@f1/Pout@2f1−f2) performance is
experienced, enhancing from 19 to 40 dBc when diodes are used in the
gate bias path.
In Figure 5 are reported the 2 tones simulation, performed at the
center frequency of 2.5 GHz and tone spacing of 10MHz. From this
figure we remark that the use of the stabilizing resistor Rg results on
appearance of a sweet spot at an input power level Pin = 21 dBm, with
an associated C/I3 of 45 dBc. The C/I3 corresponding to this sweet
spot has been further improved by 20 dBc, adding 2 series diodes in DC
gate path (Figure 3). Moreover the linearity has been improved for all
Figure 2. Layout of stabilised TL PA and its corresponding schematic
designed using only resistor in gate DC path.
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the input power range, introducing diodes in gate DC path, compared
to the case where only the gate resistor Rg is used. Finally, it has to
remark that approaching the saturation zone, where the output power
and efficiency are optimal, the use of diodes results in an interesting
Figure 3. Layout of stabilised TL PA and its corresponding schematic
designed using gate bias resistor and diodes in gate DC path.
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improvement of the third order intermodulation. In fact, a second
sweet spot of C/I3 = 40 dBc has been generated at the input power
around 1 dB compression point.
4. LINEARITY IMPROVEMENT OF 2HT PA
In the following, we focus to apply the proposed techniques to enhance
linearity by a dynamic adjustment of DC gate voltage VGS using
diodes, to a 2nd HT PA design. As in the TL design previously
described, the device used is a Nitronex NPTB00004 GaN HEMT. The
2nd HT PA is designed to operate at 2.5GHz and the device quiescent
bias point was settled to VDD = 28 V and VGG = −1.5V. The device
has been preliminary stabilized for all operating frequencies using losses
elements on the gate site.
It is to highlight that for the 2nd HT PA, the fundamental
frequency and second harmonic input and output terminations have
been optimised by means of the approach described in [1–4], while
the third harmonic is short circuited. This approach results in drain
voltage waveform that is roughly half sinusoidal.
After finding the adequate value of the resistor Rg for stabilisation
of power amplifier, a 2nd HT power amplifier has been designed
without considering the diode in the gate path, resulting in the layout
depicted in Figure 6. Output matching circuit is optimised to short
circuit the third harmonic and to terminate the fundamental and the
second harmonic by its proper values, using topology given in [20].
Later, the design was modified by adding a single diode or a couple of
diodes on the gate DC access point, as shown in the layout reported
(a) (b)
Figure 4. Simulated time domain current and voltage waveforms of
designed TL PAs using (a) diode in gate DC path and (b) without
diode.
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Figure 5. Simulated C/I3 performances of stabilised TL PAs using
gate bias resistor and diodes compared to TL PA designed using only
gate bias resistor in gate DC path.
Table 2. Simulated power performances of designed 2HT amplifiers
with gate bias circuit composed by a single diode, 2 series diodes and
without diodes.
Pin
(dBm)
Pout
(dBm)
Gain
(dB)
PAE
(%)
PAEmax
(%)
2HT PA (without
diode: Figure 6)
25.1 37.95 12.85 47.98 49
2HT PA
(single diode)
24.9 37.28 12.38 49.3 51.5
2HT PA (2
diodes: Figure 7)
24.9 37.28 12.38 49.3 51.5
in Figure 7. The resultant drain current and voltage waveforms of
designed 2HT amplifiers are given in Figure 8.
The simulated power performances are summarized in Table 2 at
1 dB compression point, making a comparison between the different
approaches on the DC gate access point, i.e., comparing the classical
design to the case where a single diode or a couple of diodes were
used. From these results we remark that power performances are
quite close. The introduction of diodes in the gate DC path doesn’t
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Figure 6. Layout of stabilised 2HT PA and its corresponding
schematic designed using gate bias resistor of 68Ω in gate DC path.
cause an important loss in power performances. Compared to power
performances of TL amplifier, results obtained by designed 2HT
amplifiers demonstrate the expected improvement of roughly 41% as
was reported in [1–4].
Regarding current harmonic components evolution in Figure 9,
we remark that the insertion of diode in the gate DC path results
in reduction of DC current consumption and an increase of current
component at the fundamental. Thus the use of diode has also the
benefit to increase the power performances, and in particular the
efficiency, as can be seen from Table 2. However the use of high
gate resistor value for current limitation with the purpose to improve
linearity as was reported in [19], results in efficiency deteriorations.
Therefore the use of diode has a benefit of improving linearity as well
as improving power performances or at least maintaining same level of
power performances obtained before the insertion of diodes. Current
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Figure 7. Layout of stabilised 2HT PA using two series diodes in the
gate DC path and its corresponding schematic.
components evolution using single or a couple diodes are quite closes,
that justify the fact that there is no change in power performance using
single or couple diodes in Table 2.
To illustrate the evolution of input harmonics after the insertion
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Figure 8. Simulated time domain current and voltage waveforms of
designed 2HT PAs using diode in gate DC path and without diode.
Figure 9. Current harmonic components for 2HT design without
diode and with single and a couple of diodes.
of diode, output power at the fundamental and at the second and third
harmonics are presented in Figure 10, where no significant change
is observed in input power harmonics after the insertion of diodes,
particularly in large signal conditions.
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The result of 2 tones simulation with tone spacing of 10 MHz is
illustrated in Figure 11. In term of linearity, the benefit of the use of
diodes in the gate DC path can be seen clearly from this figure, where
Figure 10. Power in the device input at the fundamental (f), second
(2f) and third hramonic (3f) frequencies.
Figure 11. IMD3 of stabilised 2HT PAs with gate bias circuit
composed by only a resistor and using single and two diodes.
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the simulated C/I3 performance of the power amplifiers designed using
a single diode, two diodes (Figure 6) or without diodes, i.e., considering
only the stabilizing resistor Rg = 68 Ω (Figure 5), are presented as
function of the input power. An enhancement of C/I3 for all input
power range can be clearly observed from this figure when using single
or two series diodes in DC gate path.
For input power less than 21.5 dBm the same level of linearity
is obtained using a single or two series diodes, whereas for input
power near saturation region, a remarkable enhancement of C/I3 using
2 diodes is obtained compared to the case where a single diode is used.
Two maximums of C/I3 of 43 dBc and 42 dBc are obtained using a
single diode at Pin = 21 dBm and Pin = 22.5 (Pin, 1 dBcomp− 2.4 dBm),
respectively, whereas using two diodes two maximums of C/I3 of
50 dBc and 54 dBc are observed for input power levels of 22.5 dBm
and 24 dBm (Pin, 1 dBcomp − 0.9), respectively. Thus, using tow series
diodes the remarkable sweet spot are moved toward PA saturation
zone. For driving power range between 20 and 24 dBm, the C/I3 is
higher than 39.5 dBc. At the input driving level corresponding to the
maximum of power added efficiency, C/I3 is equal to 21 dBc. The
obtained C/I3 performance of a 2nd HT PA design using single and
Table 3. C/I3 of 2nd HT PAs using gate bias composed by a single
or two series diodes.
Pin =
20.5 dBm
Pin =
22.5 dBm
Pin =
24 dBm
Without diodes
(Figure 6)
35.18 28.81 18.52
With single
diode
43 41 26.81
With 2 series
diodes (Figure 7)
43 50 54.3
Pin = 24.9 dBm
1 dB compression
Pin corresponding
to PAEmax:
26 dBm
-
Without diodes
(Figure 6)
16.99 14.76 -
With single
diode
21.22 17.47 -
With 2 series
diodes (Figure 7)
29.3 20.89 -
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2 series diodes, compared to the case where no diodes were used are
summarised in Table 3, at input power marked by the appearance of
sweet spots and for input powers corresponding to 1 dB compression
and maximum PAE.
Figure 12. DC gate current evolution of 2HT PA with gate bias
circuits composed by 2 series diodes, a single diode and without diodes
vs. Pin.
Figure 13. DC voltage evolution of 2HT PA with gate bias circuits
composed by 2 series diodes, a single diode and without diodes vs. Pin.
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In Figures 12 and 13, the simulated gate DC current and voltage
of the 2nd HT PAs designed with gate bias composed by only resistor
Rg = 68 Ω and with gate bias circuit designed using the proposed
approach to dynamically adjust VGS by the introduction of a single
and 2 series diodes, are presented as function of the input power. From
Figure 12, the insertion of diodes in gate DC path assures a good
current limitation compared to the case where only the resistor was
used. Near saturation zone (from Pin of 22 dBm to Pin of 26 dBm)
where the major linearity improvement is observed (Figure 11), it
is clearly seen from Figure 12(a) current limitation using a couple
of diodes (Pin = 22 dBm, IG = 4.2e − 6 mA) and (Pin = 26 dBm,
IG = 0.03mA), compared to the case where no diodes were used
(Pin = 22dBm, IG = 4.2e−6mA) and (Pin = 26dBm, IG = 5.8mA).
To better understand the effect of the insertion of diodes in gate
DC path on current limitation and thus linearity, a cascade of 3 and
4 diodes is used. The behaviour of C/I3 of 2HT designed using a couple
of diodes, 3 and 4 diodes compared to the case where only a resistor
was used for current limitation is given in Figure 15. The third order
intermodulation output (IDS 2f2-f1) and the input DC (IG DC) bias
currents are presented in Figure 14. Observing Figures 14 and 15, we
remark that the sweet spot marked by the point A (Pin = 22.5 dBm)
is obtained in three cases (using a couple or 3 or 4 diodes). The appear
of this sweet spot is caused by the change of sign in the IMD3 current
(interaction between small and large signal) observed using diodes,
leading to IMD3 current equal to zero in this point (Figure 14). This
Figure 14. IMD current as long with DC gate current vs. Pin.
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Figure 15. IMD3 of stabilised 2HT PAs with gate bias circuit
composed by only a resistor and using a cascade of 2, 3 and 4 diodes.
change is not observed in the case where no diode is used. The IMD
current change of sign (or phase change) results from the decrease of
the gate DC current caused by the introduction of diodes for Pin equal
or higher than 24 dBm. Using a couple of diodes, we remark the raise
of other sweet spot in point B (Pin = 24dBm) in Figure 15. This
sweet spot can be moved toward higher input power by the addition
of another diode. From Figure 15, we observe the appear of this sweet
spot in point C (Pin = 25dBm), by a further decrease in IG (DC) for
Pin equal higher than that of point C (the point where IMD3 current
is null is moved from point B to point C). Using an additional diode
(a cascade of 4 diodes), sweet spot in point C can be further moved
to point D (Pin = 26 dBm) due to a further decrease in Gate DC
current in Pin equal or higher than Pin 25 dBm. To illustrate the gate
DC current evolution, its values are given in Table 4 for input power
corresponding to major change in IMd3 performances.
At 1 dB compression, power performances of 2HT amplifier using
a cascade of 3 and 4 diodes are given in Table 5. compared to results
of 2HT design using 2 diodes given in Table 2, from which it can be
observed that the results are quite closes. Using same output network
the evolution of drain average current a long with current fundamental
component is plotted in Figure 16, where we can observe that in small
signal there is no change, while a slight change is observed in large
signal where the DC gate current is limited. After the insertion of
each diode, average current decreases while current component at the
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Table 4. Gate current DC evolution for 2HT design without diodes
and after the insertion of 2, 3 and 4 diodes.
Pin =
21dBm
Pin =
22.5 dBm
Pin =
24 dBm
Without diode: (Figure 6) 6e-6 4.2e-6 3.9e-3
2 diodes (Figure 7) 5.7e-6 5.7e-6 A 4.2e-6 B
3 diodes 5.7e-6 5.7e-6 5.1
4 diodes 5.7e-6 5.7e-6 5.1
Pin =
25dBm
Pin =
26dBm
Pin =
27 dBm
Without diode: (Figure 6) 1.42 5.832 10.96
2 diodes (Figure 7) 2.1e-4 0.003 1.5
3 diodes 6.6e-5 C 0.006 0.5
4 diodes 3.4e-5 0.001 D 0.13
Table 5. Simulated power performances of designed 2HT amplifiers
with gate bias circuit composed by a single diode, 2 series diodes and
without diodes.
Pin
(dBm)
Pout
(dBm)
Gain
(dB)
PAE
(%)
PAEmax
(%)
2HT PA
(3 diodes)
24.55 37 12.5 49.5 51.4
2HT PA
(4 diodes)
24.55 37 12.5 49.3 51.4
fundamental increases by roughly the same amount, that explain why
power performances are unchanged after insertion of diode.
5. 2HT PA IMPLEMENTATION AND MEASUREMENT
The AWR layout shown in Figure 7 was used in the manufacturing
process, where the 2nd HT amplifier was built on Rogers RT/DUROID
6010 board with a dielectric constant of 10.2. Figure 17 shows a photo
of the implemented power amplifier.
Figures 18 and 19 show the measured power performances (gain,
PAE and output power) at 2.5GHz. Also shown on Figures 18 and 19
for comparison are the gain, PAE and output power predicted by
the AWR harmonic-balance simulation, showing a good agreement.
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Figure 16. Current harmonic components for 2HT design using a
couple of diodes and a cascade of 3 and 4 diodes.
Figure 17. Photo of the implemented 2HT PA.
A linear maximum gain of 13.8 dB was measured, while a measured
saturated power higher than 37 dBm is obtained. At 3 dB compression
gain, a maximum power added efficiency of 53% is measured with
an associated output power of 37.6 dBm. At 1 dB compression
point, measured power performances, compared to simulated ones are
summarized in Table 6.
In order to evaluate the linearity of implemented PA, two-tone
excitations (tone centred at 2.5 GHz, with a frequency separation of
10MHz) were applied at our PA input.
Figure 20 shows the measured C/I3 vs. Pin, compared to the
simulated one. As seen from the data depicted in this figure, the
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Figure 18. Measured and simulated output power vs. input power of
2nd HT amplifier.
Figure 19. Measured and simulated PAE vs. input power of 2nd HT
amplifier.
linearity improvement predicted by simulation using diodes, compared
to the case where no diode was used, is confirmed by measured data
(measured and simulated C/I3 data are quite close). At input power
level of 24 dBm (P1 dBcomp − 0.9 dBm), the measured C/I3 results in
53.4 dBc where its associated power performances are given in Table 7.
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For all input power range lower than 24.5 dBm, a C/I3 higher than
34 dBc was measured, while it is higher than 40 dBc near saturation
zone, i.e., for Pin range 20–24.5 dBm, where the associated power
added efficiency and output power range from 30–46% and from 33.5–
37.3 dBm, respectively.
Figure 21 shows the measured CW gain, output power and power
added efficiency, compared to simulated results vs. the frequency band
(2.3–2.7GHz). At 1 dB compression, output power ranges from 35 to
Table 6. Performances of 2nd HT PA compared with simulated ones
at 1db compression, Pin = 24.9 dBm.
IMD3 (dBc) Gain (dB) Pout (dBm) PAE (%)
Simulated data 29.3 12.38 37.28 49.3
Measured data 28.5 12.4 37.4 50
Figure 20. Measured and simulated PAE vs. input power of 2nd HT
amplifier.
Table 7. Performances of 2nd HT PA compared with simulated ones
at Pin = 24dBm.
IMD3 (dBc) Gain (dB) Pout (dBm) PAE (%)
Simulated data 54.3 12.97 36.97 47.04
Measured data 53.4 13 37 46
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36.9 dBm and a gain of 12.9 ± 0.9 dB is measured across the full 2.3–
2.7GHz band. Power added efficiency is typically 40–46% across this
frequency range.
In Figure 22 are reported the simulated S-parameters of the 2nd
Figure 21. Measured and simulated PAE as well as gain and Pout vs.
frequency of 2nd HT amplifier.
Figure 22. Simulated S-parameter 2nd HT PA with gate bias circuit
composed by 2 series diodes.
Reproduced courtesy of The Electromagnetics Academy
82 El Maazouzi, Mediavilla, and Colantonio
HT PA, showing a large signal gain (S21) of 12.92 ± 0.32 dB over
WiMAX band of 2.3–2.7 GHz, and an input matching of 10 dB was
obtained in a bandwidth of 330 MHz. An output matching of 10 dB is
observed in a bandwidth of 200 MHz.
6. CONCLUSION
A high linearity RF power amplifier is reported in the AlGaN/GaN
HEMT technology. The use of a pre-linearization diode in the gate
DC path was shown to be useful in producing a wide sweet-spot in
junction FET devices and in improving linearity, near saturation zone.
This behaviour has been tested under two-tone excitation in TL and
2HT operating modes. The solution proposed by using diodes offers
a good manner to improve linearity near PA saturation conditions,
compared to the approach using only a DC gate resistor. A 2HT power
amplifier circuit was built and measured data confirms the linearity
improvement, as was predicted by simulation at 1 dB compression,
maintaining higher power performances. An output power of 36.8 dBm
has been measured with an associated power added efficiency of 46.5%
and C/I3 of 53.4 dBc. A 2HT PA exhibits also good performances
across the full 2.3–2.7 GHz band. An output power ranging from 35 to
36.9 dBm with an associated gain of 12.9± 0.9 dB and a power added
efficiency ranging from 40 to 46% are measured across the full 2.3–
2.7GHz band.
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